-
System Verilog
1.Data types
-
1.1.Integer, Real, Void
1.2.Comming soon...
1.3.String
1.4.Paremeter and User-defined
1.5.Enumerations
1.6.Structures and Unions
1.7.Class
1.8.Singular and Aggregate types
1.9.Casting
-
2.1.Packed and Unpacked arrays
2.2.Multi dimensions
2.3.Indexing, slicing and querying functions of arrays
2.4.Dynamic arrays
2.5.Array assignment
2.6.Arrays as argument
2.7.Associative arrays
2.8.Associative array methods, assignment, arguments, literals
2.D.Queues
2.E.Array manipulation methods
Constraint block
July 24, 2024 || Item:7.2.Constraints BlockThe constraint block is used within a class to ensure that the random values generated for the variables meet certain criteria. It's a class member, so it must have the unique name within class.
Like task or fucntion, constraint can be defined outside of class.
The constraint can also be specificed directly within "randomization()" function call.
Constrain from base class can be extended and modified in a derived class. This allows you to build upon existing constraints while adding new ones or overriding existing ones in a derived class.
Constraints in base class will be overwritten in derived class if their name are the same. Otherwise, constraints in both classes will be combined.
Like randomization, we can disable a specific constraint or all constraints of class, using function "constrant_mode()".
Example
Output:
